









Please check that this 
"r"rin.tion paper consists of EIGHT pages of printed material andTWENTY EIGHT pages Appendix before you begin the examination.
This paper contains SIX questions and three sections, Section A, Section B and Section
C.
Instructions: Answer FOUR (4) questions. Answer ONE question in Section A, Section
B and Section C. ONE question from any Section.
Use three answer booklets which is provided where the answer for questions in Section A,
Section B and Section- C are in difference answer booklets.
Answer to any question must start on a new page.
Distribution of marks for each question is given accordingly
All questions must be answered in English.
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Section A: Answer ONE (1) question.
1. Design a matching section to match a 50 ohm transmission line to a load
Zr= 5 
-j 10 ohm at frequency lGHz using:
(i) A quarter wave transformer (35%)
(ii) Graphical method (35%)
(iii) What are the advantages and disadvantages of the graphical method
(30%)
Use FR4 ( e,.= 4'5 , h=1'Smm. ,o = 4'1 e7 S)
2. (a) Design a single-section 10 dB line coupler using duroid of e,=1.25 ,
h=1mm at frequency 2GHz' Given that wso =2'8mm and




(b) A branch coupler is shown Figure 1. Design a 9 dB branch coupler
taking Ysh=0.7 using FR4 of e,=4'5 ' h=1'5mm at frequency 2GHz'
Given that wso =3mm and using
...31-
Section B: Answer ONE (1) question.
Draw the equivalent circuit of an
lumped-element equivalent circuit i.e.
IEEE 532I






Using Figure 1, assume that an incident wave of the form Ae-Y' is
generated from a source at z<0 and the line-is terminated at z = 0 with
Zt,tZo. The reflected wave is given as Bel''
(i) Write the total voltage of the line V(z) and l(z) for the sum of
incident and reflected wave.
State the Reflection Coefficient, p
(iii) Show lhat VSII/R = r *lpl
r 
-lpl






Given that a lossless line of electrical length | = 0.31" is terminated with
a complex load impedance shown below' Find the reflection




The basic idea of impedance matching can be illustrated by putting an
impedance matching network positioned between a load impedance
and a transmission line. The matching network is ideally lossless, to
avoid unnecessary loss of power, and is usually designed so that the
impedance seen looking into the matching netvvork is Zo.
Sketch the diagram to illustrate the above statement
State THREE (3) reasons why matching and tuning are
important.
(25%)
(b) Answer the following questions.
(i) Matching with lumped elements (L Network) can be
represented using 2 reactive elements to match an arbitrary
load impedance. Draw and label correctly the configurations










Section C: Answer ONE (1) question.
Design a Low Noise Amplifier operating at 3 GHz, a biasing of the LNA
should be Vp5 = 3 V and los = 40 mA. Required noise figure must be 0.8 dB.
Select fin for input matching at a point of Cin. Use single stub matching
technique for the input and the output using quarterwave transformer
matching. The length of the microstrip should be in millimeter' The
parameters of the transistor can be found in Appendix Vll. EPHEMT should
be biased positively on the gate. The microstrip should be designed on
Duroid having dielectric constants of 2.5 and thickness bf 0.Bmm.
(100%)
Referring to Figure 2, show that the reflection coefficients f1 and f;6
are related as fLf;n = 1 for steady-state oscillation of the negative
resistance oscillator.
(a0o/o)
Phase noise is a figure of merit of the oscillator, explain what the
phase noise in the oscillator is'
(20%)
Resonators are important components in the design of the oscillator,
explain what resonator is and name three type of resonators that is




























r" =( z, - zo)
" [2, +Zo )
.,=[r, .*++l
\ I - urrf , )
Stability:















r, =( 2, - zo)
'lZr+Zo)
f .., - [r," * s'2,s2rls ]l. " I-^srrrs/




82 =t +lsrrl' -lq 
'lt 
- lol'
fout =fi = Sz2 + stz{zrl-sl-S11f5
Cz=szz-LSit
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Table 1 : Conversions between two-port network parameters
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The Complete Smith Chart
Black Magic Design
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Agilent ATF-54143 Low Noise
Enhancement Mode
Pseudomorphic HEMT in a
Surface Mount Plastic Package
Data Sheet
-Description
Agilent Technologies's ATI'--54 I 43
is a high dynarnic range, low
noise, E-PI{EMT housecl in a
4-leac[ SC-70 (St)T-343) sttr'lact:
rnounI plastic package.
The cornbinal.ion ol'ttigli gain,
high linearily antl low noist:
rnakes the ATF-1141411 itleal lbr
cellular /PCS trast' stalions,
MMDS, anrl ol.lttlr sysl,ttrns in l,lttl







. High linearity perlormance
. Enhancement Mode Technologytli
. Low noise ligure
. Excellent uniformity in product
specilications
. 800 micron gate width
. Low cost surface mount small
plastic package S0T-343 (4 lead
sc-70)
. Tape-and-Beel packaging option
available
Specifications
2 GHz;3V,60 mA (Typ.)
. 36.2 dBm output 3'd order intercept
. 20.4 dBm output power at 1 dB
gain compression
. 0.5 dB noise figure
. 
,|6.6 dB associated gain
Applications
. Low noise amplifierfor cellular/
PCS base stations
. LNA for WIAN, WLL/RLL and
MMDS applications
. General purpose discrete E-PHEMT
for other ultra low noise applications
Note:
1. Enhancement mode technology tequires
positive Vgs, thereby eliminating the need for
the negative gate voltage associated with









= Date code character
identifies month oi manufacture
:i:i:: AgilentTechnologies
ATF-54143 Absolute Maximum Ratings tll
Isns 5s2]
Notes:
1. 0peration of this device in excess of any one
of these parameters may cause permanent
damage.
Assumes DC quiescent conditions.
Source lead temperature is 25oC. 0erate
6 mW/"C for Ts > 92"C.
Thermal resistance measured using
150"C Liquid Crystal Measurement method.
The device can handle +10 dBm RF Input
Power provided loris limited to 2 mA. lcsat
P166 drive level is bias circuit dependent. See




tos Drain - Source Voltagel2!
Gate - Source Voltage{2} '5to1






Drain Current l2l mA 120
Total Power Dissipation i3l 360






Storage Temperature -65 ro 150







Figure 1. Typical l-V Curves'
(Vcs 
= 0.1 V Per step)
Product Consistency Distribution 9lt365 t6' 7l
10
30 32 3{ 36 38 40 42
0lP3 (dBm)
0-'' "' ' ' " *-.' '"r8 19 0.25 0.45 0.65 0.85 1.1,5
NF (d8|
Figure 4. NF @ 2 Gtlz, 3 V, 60 mA.
USI = 0.9, Nominal = 0.t19
1{ 15 10 17
GAIN (d8l
Figure 2. 0lP3 @ 2 GHa 3V,60 mA'
LSI = 33.0. l\lominal = 36.575
lrlotes:
6. Distribution data sample size is 450 samples taken from g different wafers. Future waters allocated to this product may have nominal values 
anywhete
between the upper and lower limits.
Z. Measurements made on production test board. This circuit represents a trade-off between an optimal noise match and a realizeable match 
based on
production test equipment. circut losses have been de-embeaded from actual measurements.
2
Figure 3. Gain @ 2 GHz,3V,60 mA.





















Tn = 2!"C, RF parameters measured in a test circuit for a typical device
Symbol Parameter and Test Condition Units Min. Typ.tzl Max.
0.4Vgs 0perational Gate Voltage Vds = 3V. lds = 60 mA 0.5s 075
Threshold Voltage Vds=3V,lds=4mA 0.380,18 0.52
Saturated Drain Curreni Vds = 3V. Vgs = 0V uA
560Gm Transconducta nce Vds = 3V. gm = "\ldss/trVgs;
AVgs=0.75-0.7=0.05V
rArgss Gate Leakage Current Vgd = Vgs =-3V 200
NF Noise Figurelll f =ZGHz Vds = 3V lds = 60 rnA






Ga Associated Gain Ir1 t=2GHz Vds=3V,lds=60mA








0tP3 0utput 3'd 0rder
Intercept Point{ll
f=2GHz Vds=3V.lds=60mA




P1 dB ldB Compressed
0utput Power{ll
f=2GHz Vds=3V,lds=60mA






l. Measurements obtained using production test board described in Figtrre 5
2. Typical values measuted from a sample size of 450 parts from I wafers'
Figure b. glock diagram of 2 GHz production test board used lor Noise figure, Associated Gain, PldB, and 0lP3 measurements. This circuit repre-





l-ang = - 7'1o
{0.4 dB loss)




























0 20 {{} 60 80 100
16" {mA}
Figure 8. Gain vs. l6s and V6" Tuned for





0 20 1{l 60 80 100
16" (mA)
Figure t1. 0lP3 vs. l6s and V6s Tuned lor
Max 0lP3 and f min at 900 MHz.
0123456
FBt0UENCY (GHz)
Figure 14. Gain vs. Frequency and Temp


























0 20 4{t 60 80 100
16 {mA}
Figure 6. Fmin vs. 165 and V6" Tuned lor







0 20 lll 60 80 100
l6e (mA)
Figure 9. Gain vs. 165 and V6g Tuned for




0 29 10 60 80 100
l6q (me1['ll
Figure 12, PldB vs' 16o and V6s Tuned for
Max 0lHl and Fmin at 2 GHz'
Notes:
1 , 16o represents the quiescent drain current
wiihout HF drive applied. Under low values ol
16., the application of RF drive will cause 16 to
increase substantially as PldB is approached.
2. Fmin values at 2 GHz and higher are based on
measurements while the Fmins below 2 GHz
have been exttapolated. The Fmin values are
4
0 20 4'(l 60 80 100
16 {mA)
Figure 7. Fmin vs. 16, and V6. Tuned for







18 0 20 40 60 80 100
16" lmA)
Figure 10. 0lP3 vs. t6s and V6s Tuned for














'- 0 20 4{l 60 80 100
t6o (mell'll
Figure 13. PldB vs. l6q and V65 Tuned lor
Max 0lP3 and Fmin at 900 MHz'
based on a set ol 1 6 noise figure measure-
ments made at 1 6 different impedances using
an ATN NP5 test sYstem. From these
measurements a true Fmin is calculated.
Refer to the noise parametet application
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FREOUENCY (GHz) FBt0UENCY (GHz) FBt0UENGY {Gllz)
Figure 15. Fmint2l vs. frequency and Temp tigure 16. 0lP3 vs. Frequency and Temp Figure 17. PldB vs. trequency and Temp


















Figure ,|8. Fminlll vs. Frequency and l6s
at 3V.










l. Fnrin values at 2 GHz and higher are based on
measurements while the Fmins below 2 GHz













35,54 1 8.4 an ATN NP5 test svstem. From these
msasurements a true Fmin is calculated.
36 23 20 38 Befer to the noise parameter application
37-54 20.28 section for more information.
35.75 1 8.09
Note:























































































































































































































































































Typical Noise Parameters. Vp5 = 3V los = 40 mA
Freq Fmin foo,- f"c


















Figure 19. MSG/MAG and l31 l2 vs'




























































































l. Fr,n values at 2 GHz and higher are based on measurements while the Fr;n, below 2 GHz have been extrapolated. The Fr;n values are based on a set of
l6 noise figure measurements made at 1 6 different impedances using an Atru fVpS test system. From these measurements a true 
F*;n is calculated'
Refer to the noise parameter application section for more information'
2. s and noise paramerers are measured on a microstrip line made on 0.025 inch thick alumina canier. The input reference 
plane is at the end of the gate
lead. The output reference plane is at the end of the drain tead. The parameters include the effect of four 
plated through via holes connecting source
landing pads on top of the test carrier to the microstrip ground plane on the bottom side of the carrier. Two 0'020 inch 
diameter via holes are placed
within 0.01 0 inch fiom each source lead contact point, one via on each side of that point'
6
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,83 8 25.1 3






I 65.2 1 6.1 7
1 31 .5 1 4.64
112.4 r 3.36
34.3 12.29

















































f igure 20. MSG/MAG and lszr l2 vs.









































































1. Frln values at 2 GHz and higher are based on measurements while the Fr,n" below 2 GHz have been extrapolated. The Fr,n values are based on a set of
I S noise figure measurements made at 1 6 different impedances using an ATN NP5 test system. From these measurements a true Fr;n is calculated.
Refer to the noise parameter application section for more information.
2. S and noise parameters are measured on a microstrip line made on 0.025 inch thick alumina canier. The input reference plane is at the end of the gate
lead. The output reference plane is at the end of the drain lead. The parameters include the effect of four plated through via holes connecting source
landing pads on top of the test carrier to the microstrip ground plane on the bottom side of the carrier. Two 0.020 inch diameter via holes are placed
within 0.010 inch from each sourcs lead contact point, one via on each side of that point.
7
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-1 77.6 1 9.89
1 79.4 l9 52
1 64.4 1 8.05
1 50.2 1 6.80
1 26.1 1 4.76






























































































































Figure 21. MSG/MAG and lszr l2vs.
Frequency at 3V, 80 mA.
Notes:
l. Fmin values at 2 GHz and higher are based on measurements while the F,n;n, below 2 GHz have been extrapolated. The F';n values are based on a set of
l 0- noise figure measurements made at 1 6 different impedances using an ATN NP5 test system. From these measurements a true F,n,n is calculated.
Refer to the noise parameter application section {or more information.
2. S and noise parameters are measured on a microstrip line made on 0.025 inch thick alumina carrier. The input reference plane is at the end of the gate
lead. The ouiput reference plane is at thcend of the drain lead. The parameters include the effect of four plated through via holes connecting source
landing pads on top of the test carrier to the microstrip ground plane on the bottom side of the carrier. Two 0.020 inch diameter via holes are placed



































































































































































































































































































tigure 22. MSG/MAG and I Szr | 2 vs'













































































1 6 noise figure measurements made at 1 6 different impedances using an ATN NP5 test system. From these measutements a true Fr;n is calculated.
Refer to the noise parameter application section for more information'
2. S and noise parameters are measured on a microstrip line made on 0.025 inch thick alumina canier. The input reference plane is at the end of the 
gate
lead. The output reference plane is at the end of the drain tead. The parameters include the effect of four plated through via holes connecting soulce
landing pads on top of the test carrier to the microstrip ground plane on the bottom side of the carrier. Two 0.020 inch diameter via holes are 
placed





Agilcnt Tcchnologics's ATIr-54 I 4;l
is a lolv ntlise tlnhancetntttrt tnode
PFIEMT designecl fot use in lorv
cost commel'cial applicat.ions in
the \+IF through €i GHz frequencY
range. As opPosed [o a LYPical
depletion rnode PHIIIWT where the
gate must be made negative lvith
respect. to the source lbr ProPet'
operation, an enhancement mode
PHEMT reqttires that the gate be
matle more Posilive than Lhe
source fot' normal operation'
Theretbre a negativc Polver
sr.rpply voltage is no[ reqtlirecl firr'
an enhancernent mocle device'
Biasing an enhancetrtenl tnode
PHEMT is tnuch like biasing the
typical bipolar junetiott lransisLt-rt.
lnstcacl of a 0.7V basc ttt ctnil[cr
voltage , the ATF-54143 enhant:c-
rnunl, utode PIIIJMT rt:<1uircs
abou[ a 0.6V potential bclf;wtltln
the gale antl stlurctl lilr a nornina]
drain current ol'60 tttA.
Matching Networks
Thcr l,tlchniqttt's for intpt:rittnctl
rnaft :hing an enhanctlrntlnI trtotlt:
rlevice are vet'y sintilar to [hostl
lbr malching a tlt:Plel,ion modt:
devictl. Thtl only difft:rtlnct: is in
tht: mcthod of suPPlYing galtl
bias. S and Noise Parameters for
various bias conditions are listerd
in this data sheet. The circttit
shown in Figure I shorvs a lYPical
LNA circuit normallY used lbr
900 and 1900 MHz aPPlications
(Consrrlt the Agilent Technologies
websi[e for aPPlication notes
covering specific applications)'
High pass imPedance matching
networks consisting of Ll/C1 and
L4/C4 provide the aPProPriate
match for noise figure, gain, Sl I
and S22. The high Pass structure
also provides low frequencY gain
reduction which can be beneficial
from the standPoint of imProving
out-ol'-band rejec[ion at lower
fi'equcncics.
t0
Figure 1. Typical ATF-54143 LNA with Passive
Eiasing.
Capacitors tl2 and Ci.l Provide a
low irnpedance in-band RF
bypass for the matching net-
lvorks. Resistors R3 and R4
provide 3 1':el! impol l.anL lolv
li'ecluency tel'millatioIl fbr the
deviee.'l'he resistive tel'tttination
irnprovcs lolv ficqttcrncy staLrility.
Capacitors C;l trncl (ltl provitltl
the low freclttency llF bypass lbr
resistors llil and Il4. 'lheir vttlut:
shoulcl be chosen carefully as Cl)
and (itj alst.r pl ovitlt: a Let tttitta-
tion lbr low frt:quencY mixing
prodLlcts. Tttcstl rrrixing protluc[s
al o its a rt:sttlt, oI l.wo tlr ttttlrtl in-
band signals rnixing antl llrotlut:-
ing l.hircl trrtlttr in-band tlislorl.ion
prodttcls. The low li'erltttlncy ur
difference mixing prodttcts arc
bypasst'd by Cl) and C(j For bcst
suppression of third ordel'
clistortion prodttcts btlserd on thtt
CDMA 1.25 MtIz signal sPacing,
Cii and C6 should be 0.1 PF in
valltt:. Sttraller vatlut's oI' t:a1ra<'i-
tance u'jll not suPPrcss tht:
generation of the I .25 MHz
clifference signal arrd as a resttlt
will show uP as Poorel' f,vvo tolle
IP3 resulls.
Bias Networks
Onc ot'[hc rnajor advantages oI
l;he tlnhanctlmtlnt lnodtl tcchnt>l-
ogy is that it allo*'s lhe designc'r
to be able to dc ground thtl
soul'ce leads and then rrterelY
apply a posil,ive vollage on tltt:
gatc to set the dt:sirt:d amount of
quiescent drain current 16.
[nnn ssz]
Whereas a depletion rnocle
f'ltDMT pulls maximuln clrain
curl'enl rvhen Vg, = 0V, an en-
hanccntcnl rnodc I'IIDN'l'f pttlls
only tr suttill atrtounl. of ltltrl<agt'
ctrrlent rvtren Vrr= 0V. Only whtln
V*, is inr:rt-rtt^sed above V,u, l.ittl
tli:vit:e Lhrt'sholti vollagtl, lvill
t.lrriin curt't:tlL sl.arL t.o flolv' Al. it
V.i" of ;lV and a nominal Vr" of
0.6V, ttre drtrin ctrrrent I,1 n'ill be
approximtrtely 60 mA. The data
sheet suggests a minimum trnd
rnaximum V* over which the
desired amottn[ of drain curren[
will be achieved. It. is also imPor-
tant. to note that if the gate
terminal is left oPen circuited,
the device will pull some amount
of drain cLlrrenl due [o leakage
cLlrrenI creating a r.oltage differ-
errlial betn'eeu the gate allcl
sourcc tcrntitrals.
Passive Biasing
Passirtl biasing ol t.tre ATF-il4l4ll
is acr:otnplished bY thtl ustl o1 a
volLzrge <livitlt:r' t:onsisLing of Rl
irnd R2. Tht: voltagtl for thtl
dividt:r is dt:rivcd from thc drain
voltage which Provides a form of
vol[age feedback [hr:ough the tlse
of R3 [o help keep drain ctlrrent
constant. Resistor Rb (aPProxi-
mately l0k()) Provides culrenL
limiting frrr the gate of enhanct:-
ment. mode devices srtch as the
ATF-54143. This is esPeciallY
important. tvhen the device is
driven to Pr,,tr or Pga1.
Resistor Il3 is calculated based
on clesirccl Vo' Io" and available
J)orvrlr supltly volt.age.
t/ \t
113 = ilu___l_dl (t)
Id" * Ino
V' is lhe polver sUPPIY voltage.
V6, is l;he devictl clrain to source
voltage.
I,1, is the desired drain current.
Iuu is the current flowing through
the It1/I?2 resistor voltage
dividcr nctwr:rk.
The values of resistors R1 and R2
are calculated vvith lhe lbllorving
formulas
\/











16. = 60 mA
vss = 0.59V
Choose Io" [o be at. least lOX the
norlnal expected gate leakage
current. Irrrwas chosen [o be
2 mA for this examPle. l,rsing
equations (l), (2), and (ll) the






Active biasing Providt+s a means
of keeping the quiescent bias
point constant over temperattll'e
and consttrnt ovel lo[ bo lot
variations in device dc Perfor-
mance. The advantage of thel
active bia.sing of an enhancement
mode PHEMT versus a dePletion
mode PHEMT is that a negative
power source is not t'equired. The
techniques ol'active biasing an
enhanccment tnode dcvicc atrc
very similar to those used to bias
a bipolar junction transistor.
Figure 2. Typical ATF-54143 LNA with
Active Biasing,
An active bias scheme is shown
in Figure 2. RI ancl R2 Provicle a
constant voltage sottrce at the
base of a PNP transistor al Q2.
'I'he constaul vollage al" lhe base
o1'Q2 is raised by 0.7 voll.s at ther
crnitt er.'f ttc consl.ant. ctrtil,tcr
voll.eige Jrlus l.ht-' regulal,c(l Vr)r)
sullgrly ar'(l I)r()sonL a<:ross ttlsis-
l,or Ri]. Conslant vollagt: a(:t'oss
RIi provides i) consl,ant. cllrl'onl.
sulrllly -tor Ltre titain t:tttttlrtl.'
Ilt:sislors Rl and Il2 arc ust:tl to
set t.he desirtttl Vt1s. The t:rlln-
binerJ series vallte ol'tirt'scl
resistors also sels l.he amount of
extra current cotrsumed bY the
bias uetwork. The equations thal,
describe the circuit's oPeration
are as follows.




R3 = fl.t=------l- (2)
Id.






Vrro = Igs (ltl + ltz) (5)
Ilearranging equat,ion (4)




rtrd = _ ____, __ (4A)
vB
[nen 532)
and rearranging equation (5)
plovides the lbllowing lbrtnula
\/l?l= 'Dtl (bz\)




1,1. = 60 mA
R4 = 10S)
voo = 0.7v
Equation (1) calculates the
lequired voltage at the entitter of
the PNP transistor bast-rd on
desired V,is &nd 16, throttgh
resistor It4 to be 3.6V. Equation
(2) calculates the value of resis-
lor R3 rvhich determines [he
clrain t:urrenl, 1,1.. ln the exatnple
It3 = 23.1JC2. Equation (i)) calcu-
lalcs t.hc voll.agc rt:quircd at tlttt
.junt:l.ion t>f rtl,sist,ot's Iil antt R2.
This voll.agtt lrlus l;htt sl.op-tltr) ol'
l.h c bastl tl nt i l.l,t: r j u nc: l,io n cltll,tl r-
rlint:s t,he regr"tlalt':ti V,q". Dtlua-
l.ions (4) and (l-r) at'c solv(lcl
sirnultancottsly to dt:tt:rmint: thtl
value of resistors Rl and R2. In
the example RI = 1450Q and
R2 = 1050C1. R7 is chosen to be
lkQ. This resistor keeps a small
amounl, of t:urt'enL tk-rwing
through Q2 to help rnaintain bias
stability. R6 is chosen to be
1OkO. This value of resistance is
necessary to limit Ql gate
crlrrent in the Presence of high
RF drive level (especially when
































































ATF-54143 curtice ADS Model
; INSIDE Package
I
r ffiVARr sgn VAR1
r K=5I 22=85t 21=30
'c


























Z=Zl Ohm i Z=22 Ohm
L=15 mil i L=25 milK=l I l(=K












Z=22 Ohrq Z=Zl Ohm
t=26.0 mi{ [=15.0 milK=K i K=l
A=0.00q1; 4=0.0000









Designing with S and Noise
Parameters and the Non-Linear Model
'Ihe non-linear trtodel desc:ribing
the AfF-54143 includcs both tltc
tlie and associatt:ri par:kagt:
rnodel. The package rnotlt:l
includr:s the efltcl ol'the lrins but
does not include fhe eIlect oi l.he
addiLional soul'ce inrlut:Lanctt
associatcd with grounding tht:
source leads through the printed
circuit board, The device S and
Noise Ptrrameters do inclr-rde t.he
effect of 0.020 inch [hickness
printed circttiI boat'd vias. When
conrparing sinruiation results
betrvr.ern tlrr-' mcasurt:d S par-am-
eters and lhe sinrula[ed nou-
Iinear tnodel, be' sure Lo itrclude
tire etlbct of l"he prinled cit'cuit
botrrd [o gct an accur'attc cornpari-
son. This is shorvn st:htttrtalically
in Figure i).
For Further lnformation
The inlbrnration presen[ed hele is
an introduction to the use of thtt
ATF-54143 enhancement Inode
PHEMT. l{ore detailed application
circtrit information is available
florn A gilertt Techtrologies.
Cunsult Lhe vveb page oI'y{rtll' -
local Agilent'l'echnologies sales













































!-*1n values ert 2 GIIz ancl ltiglter
ar'c bascd 0n mcasul'0IrlcnLs
lvhile t;ht" F,,rir,, l)elt)w 2 GIlz havtr
been extrttpolattltl. Tltc ll*i.
values are ba^sttti on a seL of
16 noise figure lleasurenents
rnade al 16 dil'lbrent ilrtl.reclartt:es
using an ATN NPll tcst syslem.
From these meilsllrements, a lr'tle
F,n,n is calculated. F*tn rePre-
senLs the true minimttm troise
figure of tlre device rvhen [he
device is presetrted with an
impedance matching network
that transforms the soul-ce
impedance, typically 50O, to trn
impedance represented bY the
reflection coefficient Gr. The
designer must design a matchilrg
network that. will PI'gsel1[ G,, Lt.l
the device with minimal associ-
ated circuil losses. The noise
figure oI the cornpleLed amplil'ie'r
is equal to the noise figure of the
device plus the losses of f,he
matching nelwotk preceding Lhe
device. fhe noistr ligure oI the
dcvicc is ctlual to F,,,,,, onlY whcn
the devictt is prtlsentt:d wil;h Go.
If the reflection coefficienl ttf [htr
malching neLrvtrlk is oLher Lhan
G,,, t.hen lhe noise figttre of [frt:
clcvit:c will be grcat.(rr thart F,,,,,,
bast:tl on t,hc lirllorving cqtlal,ion.
NF = Fn'i,, + lln il-. - fn l2
z<t (ll + roll) (1- lrsl2)
Where Rn/Zo is the norrnalized
noise resistaace, I-o is the oPti-
mum reflection coeffi cient
required to prodr-rce Fn.,1n and I-. is
the reflection coefficient ofthe
source impedance actually
presented to the clevice. Tire
Iosses of the matching networks
are non-zero ancl they will also
adcl to the noise figure of the
device creatiug a higliel ampiifier
noise figure. The losses of the
matching netu'orks are relatecl to
tlrt' Q of tlre cotnpotteltts atld
associated printecl iircuit boat'd
loss. I-o is typically fairly lo'*' at
higher frequencies atrd increases
as fi'eqnency is lowerecl. Larger
gate \&'idth devices will typically
have a l<lwetr'1, as compared trr
narrower gale wi(llh devi<:es.
'lypically fr:r FETs, the higher |-,,
usually infers that an impedance
[nuu 532]
much higher than 50Q is requirecl
for the device to prodttce Fn,;n. At
\.TIF frequencies ancl even lower
L Band frt'cluencies, the required
impedance can be in the viciniff
of several thousand otuns. Matcli-
ing t.o such a high impedance
requiles very hi-Q components in
order to minimize circuit losses.
As an example at 900 MHz, when
zrirwrvound coils (Q > 100) are
used for matching networks, the
loss can still be up to 0.25 dB
rvhich w-ill add directly to the
noise figure of the del'ice. Using
muiltilayer molded inductors with
Qs in the 30 to 50 range results in
additional loss over the airwound
coil. Losses as higlt as 0.5 dB or
greater add to the typical 0.15 dB
F,n1n of the der.'ice creating an
amplifier noise figure of nearly
0.65 dB. A discussiou concerning
calculated and measured circuit
losses ancl their effect ot'r antpli-





Part Number No. ol Devices Container
ATF-54',I43-TRl 7" Reel
ATF.54 l 43-TR2 1 0000 1 3" Beel




r 1.30 (0.051) r




















DTMENSTONS ARE lN MTLLTMETERS (INCHES)
t5




A 0.80 (0.031) 1.00 (0.039)
A1 0 (0) 0.10 (0.004)
b 0.25 (0.010) 0.35 {0.014}
c 0.10 (0.004) 0.20 (0.008)
D 1.90 (0.075) 2.10 (0.083)
E 2.00 (0.079) 2.20 (0.087)
e 0.55 (0.022) 0.65 {0.025}
h 0.'150 TYP (0.018)
EI 1.15 (0.045) 1.35 {0.0s3)











tr (CARRIER TAPE THICKNESS)
Insu 532]
END VIEW
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Data subject to change.





















































DISTANCE CAV]TY TO PERFORATION
(wrDTH DIRECTTON)
CAVTTY TO PERFORATIOI'I
(LENGTH DIRECTION}
F
P2
3.50 r 0.05
2.00 i 0.05
0.138 r 0.002
0.079 ! 0.002
16
